Website

CHIPS Alliance

Common Hardware for Interfaces, Processors and Systems

  • 2 prodotti attivi

Portfolio prodotti consolidato

  • Chisel

    Chisel: A Modern Hardware Design Language

    Hardware Lifecycle ManagementOpen Source
  • Verible

    Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

    Static Code AnalysisOpen Source

Profilo aziendale e strategia

Hardware comune per interfacce, processori e sistemi. CHIPS Alliance mantiene il progetto open-source Verible su GitHub. Linguaggio principale: C++.

Presenza open source

2 repository6.7K stelle
Visita l'organizzazione su GitHub

Save & manage the vendor's products in Productapp.

Save and manage this vendor's products in Productapp.

Start free trial