Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

Static Code AnalysisStatic Analysis (SAST) & LintingOpen Source

About

The Verible project's main mission is to parse SystemVerilog (IEEE 1800-2017) (as standardized in the SV-LRM) for a wide variety of applications, including developer tools.

Open Source Health

Not enough history
Stars
1,934
Forks
306
License
Not stated
Last commit
1 months ago
C++

Resources & Links

Related Categories

Using Verible?

Track its cost next to the rest of your stack and get a reminder before it renews.

Add to my stack

Vendor

CHIPS Alliance

Common Hardware for Interfaces, Processors and Systems

View vendor profile

More by CHIPS Alliance